ESD for Analog Circuits


This product can only be purchased by members.


In this course, I have brought together all that I have learned in the past 20 years teaching ESD design for analog circuits.  I believe that once you have completed the lessons and the laboratories, you will have the capability of accomplishing the design of ESD protection of analog circuits that work as predicted.

This course on ESD for analog circuits has 6 lessons that cover the following topics:

  • ESD models and methods
  • ESD clamps
  • ESD output circuit protection
  • ESD input circuit protection
  • Simulation of ESD clamps using a SPICE-like simulator
  • ESD systems protection and tools

Topics which are included for the first time in any ESD course are an intuitive description of how the snapback clamp works and identification of the regeneration mechanism.  Also, included for the first time are methods to model ESD snapback clamps including clamps which are rate dependent.

This course has two simulation laboratories.  The first laboratory develops model for three different types of ESD clamps including the rate-independent clamps LVTSCR and GGNMOS.  A rate-dependent clamp, RGNMOS, is also developed.  Simulation using a SPICE-like simulator is used to verify the clamp models.  The second laboratory applies these ESD clamps to design, simulate, and verify the ESD input protection and output protection for an op amp.

This course is different from the ESD course on Udemy in that the material has been condensed into five 20-minute lessons and a new lesson on simulation of ESD clamps using a SPICE-like simulator.  Also, the regenerative mechanism for the snapback phenomenon has been identified to help understand how a snapback clamp works.  In addition, this course has the two laboratories above which give the student the opportunity to experience the simulation of ESD performance of circuits containing snapback clamps.


There are no reviews yet.

Be the first to review “ESD for Analog Circuits”

Your email address will not be published. Required fields are marked *