

# LECTURE 04 - ULTRA-DEEP SUBMICRON AND BiCMOS TECHNOLOGIES

## LECTURE ORGANIZATION

### Outline

- Ultra-deep submicron CMOS technology
  - Features
  - Advantages
  - Problems
- BiCMOS technology process flow
  - CMOS is typical submicron (0.5  $\mu\text{m}$ )
- Summary

**CMOS Analog Circuit Design, 3<sup>rd</sup> Edition Reference**

New material

## ULTRA-DEEP SUBMICRON (UDSM) CMOS TECHNOLOGY


### UDSM Technology

- $L_{min} \leq 0.1$  microns
- Minimum feature size less than 100 nanometers
- Today's state of the art:
  - 22 nm drawn length
  - 5 nm lateral diffusion (12 nm gate length)
  - 1 nm transistor gate oxide
  - 8 layers of copper interconnect
- Specialized processing is used to increase drive capability and maintain low off currents


## 65 Nanometer CMOS Technology

TEM cross-section of a 35 nm NMOS and PMOS transistors.<sup>†</sup>

NMOS:



PMOS:



These transistors utilize enhanced channel strain to increase drive capability and to reduce off currents.


strains to

<sup>†</sup> P. Bai, et. Al., “A 65nm Lobic Technology Featuring 35nm Gate Lengths, Enhanced Channel Strain, 8 Cu Interconnect Layers, Low-k ILD and 0.57  $\mu\text{m}^2$  SRAM Cell, *IEEE Inter. Electron Device Meeting*, Dec. 12-15, 2005.  
*CMOS Analog Circuit Design*

## UDSM Metal and Interconnects

Physical aspects:

Layer	Pitch (nm)	Thickness (nm)	Aspect Ratio
Isolation	220	230	-
Polysilicon	220	90	-
Contacted Gate Pitch	220	-	-
Metal 1	210	170	1.6
Metal 2	210	190	1.8
Metal 3	220	200	1.8
Metal 4	280	250	1.8
Metal 5	330	300	1.8
Metal 6	480	430	1.8
Metal 7	720	650	1.8
Metal 8	1080	975	1.8



## What are the Advantages of UDSM CMOS Technology?


Digital Viewpoint:

- Improved  $I_{on}/I_{off}$
- Reduced gate capacitance
- Higher drive current capability
- Reduced interconnect density
- Reduction of active power

Analog Viewpoint:

- More levels of metal
- Higher  $f_T$
- Higher capacitance density
- Reduced junction capacitance per  $g_m$
- More speed



70 Mbit SRAM chip:



## What are the Disadvantages of UDSM CMOS Technology (for Analog)?

- Reduction in power supply resulting in reduced headroom
- Gate leakage currents
- Reduced small-signal intrinsic gains
- Increased nonlinearity (IIP3)
- Increased noise and poorer matching (smaller area)

Intrinsic gain and IP3 as a function of the gate overdrive for decreasing  $V_{DS}$ :<sup>†</sup>



<sup>†</sup> Anne-Johan Annema, et. Al., "Analog Circuits in Ultra-Deep-Submicron CMOS," *IEEE J. of Solid-State Circuits*, Vol. 40, No. 1, Jan. 2005, pp. 132-143.

## What is the Gate Leakage Problem?

Gate current occurs in thin oxide devices due to direct tunneling through the thin oxide.


Gate current depends on:

1.) The gate-source voltage (and the drain-gate voltage)

$$i_{GS} = K_1 v_{GS} \exp(K_2 v_{GS}) \quad \text{and} \quad i_{GD} = K_3 v_{GD} \exp(K_4 v_{GD})$$

2.) Gate area – NMOS leakage  $\approx 6\text{nA}/\mu\text{m}^2$  and PMOS leakage  $\approx 3\text{nA}/\mu\text{m}^2$

Unfortunately, the gate leakage current is nonlinear with respect to the gate-source and gate-drain voltages. A possible model is:



Base current cancellation schemes used for BJTs are difficult to apply to the MOSFET.

## **UDSM CMOS Technology Summary**

- Increased transconductance and frequency capability
- Low power supply voltages
- Reduced parasitics
- Gate leakage causes challenges for analog applications of UDSM technology
  - Can no longer use the MOSFET for capacitance
  - Conflict between matching and gate leakage
- Other issues
  - Noise
  - Zero temperature coefficient behavior
  - Etc.



## BiCMOS TECHNOLOGY

### Typical 0.5 $\mu$ m BiCMOS Technology

#### Masking Sequence:

- |                       |                              |                         |
|-----------------------|------------------------------|-------------------------|
| 1. Buried $n^+$ layer | 9. Base oxide/implant        | 17. Contacts            |
| 2. Buried $p^+$ layer | 10. Emitter implant          | 18. Metal 1             |
| 3. Collector tub      | 11. Poly 1                   | 19. Via 1               |
| 4. Active area        | 12. NMOS lightly doped drain | 20. Metal 2             |
| 5. Collector sinker   | 13. PMOS lightly doped drain | 21. Via 2               |
| 6. $n$ -well          | 14. $n^+$ source/drain       | 22. Metal 3             |
| 7. $p$ -well          | 15. $p^+$ source/drain       | 23. Nitride passivation |
| 8. Emitter window     | 16. Silicide protection      |                         |

#### Notation used in the following slides:


*BSPG* = Boron and Phosphorus doped Silicate Glass (oxide)

*Kooi Nitride* = A thin layer of silicon nitride on the silicon surface as a result of the reaction of silicon with the  $\text{HN}_3$  generated, during the field oxidation.


*TEOS* = Tetro-Ethyl-Ortho-Silicate. A chemical compound used to deposit conformal oxide films.

## $n^+$ and $p^+$ Buried Layers


Starting Substrate:



$n^+$  and  $p^+$  Buried Layers:



## Epitaxial Growth




BiCMOS-03

### Comment:

- As the epi layer grows vertically, it assumes the doping level of the substrate beneath it.
- In addition, the high temperature of the epitaxial process causes the buried layers to diffuse upward and downward.


## Collector Tub



### Comment:

- The collector area is developed by an initial implant followed by a drive-in diffusion to form the collector tub.

## Active Area Definition




BiCMOS-05

### Comment:

- The silicon nitride is used to impede the growth of the thick oxide which allows contact to the substrate
- $\alpha$ -silicon is used for stress relief and to minimize the bird's beak encroachment


## Field Oxide




### Comments:

- The field oxide is used to isolate surface structures (i.e. metal) from the substrate

## Collector Sink and n-Well and p-Well Definitions




## Base Definition






## Definition of the Emitter Window and Sub-Collector Implant




## Emitter Implant



### Comments:

- The polysilicon above the base is implanted with n-type carriers

## Emitter Diffusion




BiCMOS-11

### Comments:

- The polysilicon not over the emitter window is removed and the n-type carriers diffuse toward the base forming the emitter

## Formation of the MOS Gates and LD Drains/Sources




BiCMOS-12

### Comments:

- The surface of the region where the MOSFETs are to be built is cleared and a thin gate oxide is deposited with a polysilicon layer on top of the thin oxide
- The polysilicon is removed over the source and drain areas
- A light source/drain diffusion is done for the NMOS and PMOS (separately)

## Heavily Doped Source/Drain




BiCMOS-13

### Comments:

- The sidewall spacers prevent the heavy source/drain doping from being near the channel of the MOSFET

## Siliciding




BiCMOS-14

### Comments:

- Siliciding is used to reduce the resistance of the polysilicon and to provide ohmic contacts to the base, emitter, collector, sources and drains

## Contacts




BiCMOS-15

### Comments:

- A dielectric is deposited over the entire wafer
- One of the purposes of the dielectric is to smooth out the surface
- Tungsten plugs are used to make electrical contact between the transistors and metal


# Metal1



BiCMOS-16




## Metal1-Metal2 Vias




BiCMOS-17

# Metal2



BiCMOS-18

## Metal2-Metal3 Vias




BiCMOS-19

### Comments:

- The metal2-metal3 vias will be filled with metal3 as opposed to tungsten plugs

# Completed Wafer




BiCMOS-20

← 5µm →

# Silicon-Germanium

## Physical Perspective (130nm):



## Electrical:

Max. voltage = 2V

$\beta \approx 300$

$f_T \approx 100 \text{ GHz}$

## SUMMARY

- UDSM technology typically has a minimum channel length less than  $0.1\mu\text{m}$
- UDSM transistors utilize enhanced channel strains to increase drive capability and reduce off currents
- Advantages of UDSM technology include:
  - Smaller devices
  - Higher speeds and transconductances
  - Improved  $I_{on}/I_{off}$
- Disadvantages of UDSM technology include:
  - Gate leakage currents
  - Reduced small signal gains
  - Increased nonlinearity
- BiCMOS technology
  - Offers both CMOS transistors and a high performance vertical BJT
  - CMOS is typically a generation behind
  - Silicon germanium can be used to enhance the BJT performance